Sequential Multiplier

Block Diagram

I2C Master

Datasheet

Features

  • Technology independent, can be synthesized to any FPGA, CPLD or ASIC vendor
  • Does not use hardware multipliers
  • Provided as VHDL source code
  • Full precision in signed fixed-point arithmetic
  • Configurable word size
  • Includes 10 hours of email support